

Implementation and modeling of low power sleepy stack SRAM cell

Manvinder Sharma^{1*}, Dishant Khosla¹, Sohni Singh¹, Pankaj Palta¹
 CGC Group of Colleges, Landran
 manvinder.sharma@gmail.com

Abstract— for the future technologies in which the devices and circuits are integrating more, low power consuming devices are needed. Mostly the reduction of power dissipation work is concentrated on switching and leakage current. However sub threshold current is also a big factor which leads to power consumption especially for memories. In this paper, leakage power of SRAM memory cell is reduced by power gated sleepy stack structure which leads to lesser power dissipation. The power dissipation is reduced to 226 μW with proposed technique compared with power dissipation of conventional 6T SRAM cell which had 740 μW . With lesser power dissipation the circuit can have more battery backup and lesser heat emission.

Keywords— 5G Mobile Network; IoT Devices; Network Frequency Spectrum; Waveguide Diplexer; S Parameter

I. INTRODUCTION

For the VLSI circuit design, one of the top concern is power consumption of circuit. Low power consumption is not a new concern for the growing demands of application it has been a problem before mobile era. Many methodology, architecture and ideas has been proposed by researchers architecture level to device level but there is always a tradeoff between delay, area and power. So, according to the need of product design the designer has to choose the appropriate technique [1]. Complementary metal oxide semiconductor (CMOS) has been used mostly for the VLSI designs. In CMOS based circuits, the power dissipation is due to switching activity which is known as dynamic component of power dissipation and static power dissipation is due to its level (high or low). Dynamic power consumption is main concern which take dynamic power 90% of total power chip (0.18 micro meter, 0.18 μm technology and above). Mostly proposed designs like frequency and voltage scaling concentrated on dynamic power dissipation [2-3]. However for shrink in feature size to 0.09 micrometer (0.09 μm) to 0.065 micro meter (0.065 μm) static power dissipation became a challenge for today's and future technologies. Increase in subthreshold leakage power increases dynamic power dissipation and as threshold power decreases due to scaling of circuit sub-threshold leakage power increases exponentially [4]. The sub threshold leakage current in nMOS is shown in figure 1.




Figure 1. Subthreshold leakage of nMOS

Due to tunneling current through gate oxide insulator, gate oxide leakage power is another contributor to leakage power. For nano scale gate oxide leakage is comparable to subthreshold leakage

power [5-6]. For reducing this oxide leakage current high κ dielectric materials can be used. For reduction in static power, sleepy stack architecture has been used in this paper, which combines advantages of two techniques i.e sleep transistor and forced stack [7].

II. LITERATURE REVIEW

2.1 Sleep Transistor: Sleep transistors are used to cut-off the supply voltage from the transistors which can be pull-up, pull-down or both with the help of self-destructive techniques [8]. A technique called MTCMOS meaning Multi- Threshold Voltage CMOS was introduced which has high threshold voltage in sleep transistors that is between the V_{dd} and pull-up networks and between the ground and pull-down networks. This is shown in figure 2. In order for the logic circuits to maintain high switching speeds, they use low threshold voltage transistors [9-11]. The leakage power is reduced in the sleep transistor using sleep mode by isolating them with the logic circuits. But the delay can be increased using additional sleep transistor. Due to floating values in pull-up and pull-down transistors, they lose their state in the sleep mode. The wakeup time is significantly affected due to these floating values [12].

2.2 Zigzag: The zigzag technique is used to reduce the cost of wakeup in sleep transistor technique. A particular state called reset is chosen to reduce the overhead of wakeup. The pull-down network is turned off for high output and when the output is high, the pull-up network is turned off. This is done for the particular circuit state [13-14]. The zigzag technique is shown in figure 3.




Figure 2. Sleep Transistor




Figure 3. Zigzag Technique

2.3 Forced Stack: Transistor stacking is another technique used to reduce the leakage power. There is significant reduction in the threshold leakage current due to the stack effect when all the stacked transistors are together turned off. Figure 4 shows the forced stack inverter containing two pull-up and pull-down transistors [15].




Figure 4. Forced Stack Inverter

III. CONVENTIONAL 6T SARM CELL

Figure 5 shows conventional six transistor 6T SRAM cell. The two major factors which contribute to subthreshold leakage current in this architecture are internal to cell, cell leakage current which flows from V_{dd} to Gnd and leakage current which flows from bitline to Gnd known as bitline leakage current [16-17]. As this cell has two bitlines (bitline and bitline'), depending upon the value which is stored in SRAM cell, leakage current differs [18]. Bitline leakage accounts 35% of SRAM leakage power consumption. The total power consumption of 6T SRAM cell is $740\mu W$




Figure 5. 6T SRAM cell

IV. SLEEPY STACK STRUCTURE

The combined structure of sleep transistor technique and forced stack transistor introduces the sleepy stack structure which introduces new technique of reduction in leakage power. There are two modes in the sleepy stack technique. First one is the active mode and the other one sleep mode. The existing transistors are broken in two transistors using forced stack technique and the stack effect advantage is taken by the stack structure [19]. This is shown in figure 6. On the other hand, the existing logic circuits are isolated using the sleep transistor.




Figure 6. Stack Effect

The leakage power consumption is saved during the sleep mode using stack structure given in figure 7. It shows the sleepy stack inverter. High threshold voltage of the sleep transistors is used frequently for reduction in the leakage power. The technique of sleep transistor and stack transistor is merged in sleepy stack technique [20].




Figure 7. Stack Stack Inverter

In the active mode of sleepy stack transistor, turn on all the sleep transistors. The circuit delay can be potentially reduced in this mode [21]. Faster switching time is achieved in the active mode since all the sleep transistors are turned on. High threshold voltages can be achieved in the transistor parallel to sleep transistors as well.

In the sleep mode, the sleep transistors are turned off. The exact logic state is still maintained in the sleepy stack structure. The stack effect is induced due to turned off sleep transistors which reduces the consumption of the leakage power [22].

V. TSPICE CODE FOR SLEEPY STACK STRUCTURE

```
.probe
.options probefilename="U:\proj\stk11.dat"
+ probesdbfile="U:\proj\stk3.sdb"
* Main circuit: Module0
M1 ybar y N2 Gnd NMOS L=200n W=600n AD=66p PD=24u
AS=66p PS=24u
M2 N6 ybar y L=200n W=600n AD=66p PD=24u AS=66p
PS=24u
M3 N2 y Gnd NMOS L=200n W=200n AD=66p PD=24u M4
Gnd ybar N6 Gnd NMOS L=200n W=200n AD=66p PD=24u
AS=66p PS=24u
M5 y WL BL BL AS=66p PS=24u
M7 y WL BL BL NMOS L=2u W=22u M8 N6 Gnd Gnd Gnd
NMOS L=200n W=200n AD=66p PD=24u AS=66p PS=24u
M9 Gnd Gnd N2 Gnd NMOS L=200n W=200n AD=66p
M15 Vdd BLBAR N3 Vdd PMOS L=600n W=400n AD=66p
PD=24u AS=66p PS=24u
v16 Vdd Gnd 5.0
v17 BL Gnd pwl(0n 5 10n 5 10.1n 0 20n 0 20.1n 5 30n 5 30.1n 0
40n 0 40.1n 5 50n 5 50.1n 0 60n 0)
v19 WL Gnd pwl(0 5 50n 5 50.1n 0 100n 0)
```

VI. SIMULATION AND RESULTS

For sleepy stack the sleepy stack technique is applied pull down and pull up transistors and to wordline transistors as shown in figure 8.




Figure 8. Wordline Transistors

The sleepy stack SRAM structure is modeled and analyzed on mentor graphic design architect tool, followed by tpsice tool for power analysis. Figure 9 shows SRAM with pull up and pull down sleep stack transistor. 5V DC is provided for powering the circuit. Figure 10 shows voltage time characteristics of output y and y bar.




Figure 9. SRAM Structure




Figure 10. Voltage time characteristics

Figure 11 shows the power consumption of designed sleepy stack structure. it can be observed that total power consumption using this proposed technique is 226 μW , which was 740 μW in case of conventional 6T SRAM cell. This proposed technique has low power consumption.




Figure 11. Power Consumption

VII. CONCLUSION

For the requirement of low power devices, the static and dynamic components of power dissipation are reduced to make the circuit dissipate less power. This enhances the battery life of handheld devices also dissipate less heat. For reduction in static power dissipation a sleepy stacked technique is applied to SRAM cell in this paper. All the transistors Pull up 'PU', Pull down 'PD' and wordline transistors are provided with sleepy stack technique which reduced the power consumption of circuit to 226 μW with same operation and applied power.

REFERENCES

- [1] Weste, Neil HE, and Kamran Eshraghian. "Principles of CMOS VLSI design: a systems perspective.
- [2] STI/Recon Technical Report A 85 (1985).
- [3] Weste, Neil HE, and David Harris. CMOS VLSI design: a circuits and systems perspective. Pearson Education India, 2015.
- [4] Uyemura, John Paul. Introduction to VLSI circuits and systems. No. Sirsi) i9780471127048. New York: Wiley, 2002.
- [5] Liu, Dake, and Christer Svensson. "Power consumption estimation in CMOS VLSI chips." IEEE Journal of Solid-State Circuits 29 (1994): 663-670.
- [6] Sharma, Manvinder, Sohni Singh, Dishant Khosla, Sumeet Goyal, and Anuj Gupta. "Waveguide Diplexer: Design and Analysis for 5G Communication." In 2018 Fifth International Conference on Parallel, Distributed and Grid Computing (PDGC), pp. 586-590. IEEE, 2018.
- [7] Gupta, Anuj Kumar, Manvinder Sharma, Dishant Khosla, and Varinder Singh. "Object detection of colored images using improved point feature matching algorithm." CENTRAL Asian Journal of Mathematical Theory and Computer Sciences, 1 (2019): 13-16.
- [8] Park, Jun Cheol, and Vincent J. Mooney III. "Sleepy stack leakage reduction." IEEE transactions on very large scale integration (vlsi) systems, 14 (2006): 1250-1263.
- [9] Park, Jun Cheol, Vincent J. Mooney, and Philipp Pfeiffenberger. "Sleepy stack reduction of leakage power." In International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148-158. Springer, Berlin, Heidelberg, 2004.
- [10] Pal, Pankaj Kr, Rituraj S. Rathore, Ashwani K. Rana, and Gaurav Saini. "New low-power techniques: Leakage feedback with Stack & Sleep stack with keeper." In 2010 International Conference on Computer and Communication Technology (ICCCCT), pp. 296-301. IEEE, 2010.

- [11] Islam, M. S., M. Sultana Nasrin, Nuzhat Mansur, and Naila Tasneem. "Dual stack method: A novel approach to low leakage and speed power product VLSI design." In International Conference on Electrical & Computer Engineering (ICECE 2010), pp. 89-92. IEEE, 2010.
- [12] Sharma, Manvinder, and Harjinder Singh. "Design and Analysis of Substrate Integrated Waveguide for High Frequency Applications." Recent Trends in Programming languages, 6(2019): 1-5.
- [13] Narayan, S. Lakshmi, Reeba Korah, and N. Krishna Kumar. "A novel sleepy stack 6-T SRAM cell design for reducing leakage power in submicron technologies." In 2013 International Conference on Communication and Signal Processing, pp. 753-757. IEEE, 2013.
- [14] Kim, Se Hun, and Vincent John Mooney III. The Sleepy Keeper Approach: Methodology, Layout and Power Results for a 4-bit Adder. Georgia Institute of Technology, 2006.
- [15] Singh, Sohni, Sumeet Goyal, Manvinder Sharma, and Rahul Kakkur. "WAVEGUIDE DIPLEXER DESIGN AND IMPLEMENTATION IN COMMUNICATION SYSTEMS."
- [16] Kaur, Sanam Preet, and Manvinder Sharma. "Radially optimized zone-divided energy-aware wireless sensor networks (WSN) protocol using BA (bat algorithm)." IETE Journal of Research 61, no. 2 (2015): 170-179.
- [17] Nowak, E. J., B. A. Rainey, D. M. Fried, J. Kedzierski, M. Jeong, W. Leipold, J. Wright, and M. Breitwisch. "A functional FinFET-DGCMOS SRAM cell." In Digest. International Electron Devices Meeting,, pp. 411-414. IEEE, 2002.
- [18] Sreekala, K. S., and S. Krishnakumar. "Subthreshold leakage power reduction by Feedback Sleeper-Stack technique." In 2016 International Conference on Emerging Technological Trends (ICETT), pp. 1-7. IEEE, 2016.
- [19] Swaroop, VG Santhi, B. Murali Krishna, and M. Vijaya Bhaskar. "DESIGN OF LOW POWER 8 BIT SRAM ARCHITECTURE USING LEAKAGE FEED BACK WITH STACK & SLEEP STACK WITH KEEPER." International Journal of Engineering Research and Application (IJERA) 2, (2012): 192-201.
- [20] Saini, Pushpa, and Rajesh Mehra. "Leakage power reduction in CMOS VLSI circuits." International Journal of Computer Applications 55 (2012).
- [21] Chun, Jae Woong, and CY Roger Chen. "A novel leakage power reduction technique for CMOS circuit design." In 2010 International SoC Design Conference, pp. 119-122. IEEE, 2010.
- [22] Sreekala, K. S., and S. Krishnakumar. "Subthreshold leakage power reduction by Feedback Sleeper-Stack technique." In 2016 International Conference on Emerging Technological Trends (ICETT), pp. 1-7. IEEE, 2016.
- [23] Gupta, Prachi, and Manoj Kumar. "Design of modified low power CMOS differential ring oscillator using sleepy transistor concept." Analog Integrated Circuits and Signal Processing 96(2018): 87-104.